Abstract -A relative ultrasound energy estimation circuit has been designed in a standard 0.35-µm CMOS process, to be a part of a thumb size internet connected wireless ultrasound measurement system. This circuit measures the relative energy between received ultrasound pulses, and presents an output signal that is linear to the received energy. Post-layout simulations indicate 7 bit linearity for 500 mV input signals, 5 µsec startup and stop times, 2.6 mW power consumption during active state. The active area measures 0.6 mm 2 including digital logic, bias generation, and an on-chip oscillator. The circuit has been sent for manufacturing in the austrianmicrosystems C35B4 process via Europractice MPW.
I. INTRODUCTION
Ultrasound is used today in many different fields, such as health care, medicine, and within the industry. Measurement applications using ultrasound are flow meters, liquid level detection, or fatigue crack detection in aircraft materials. Ultrasound expands into many new industry driven areas and cost of production and cost of installation are issues for many ultrasound systems of today. There is a drive to make these systems small, mobile, wireless, internet connected and battery operated. One step on the way to decrease the system size and power consumption is to develop electronics, custom made to be integrated close to the ultrasound crystal [1] [2] [3] [4] [5] . A thumb size wireless platform could be used for data processing, communication, and online presentation of measurement data [6] [7] .
If material properties are to be determined with ultrasound, there are two available approaches, either time of flight measurements or energy/amplitude measurements. The energy measurements have traditionally been done with a high speed analog to digital converter and a microprocessor to gather data and compute the results. This paper investigates if analog signal processing can be used to estimate the relative energy of ultrasound echoes, for less power compared to its traditional counterpart. One possible system block diagram can be seen in Figure 1 . Here the blocks circumferenced by the dashed line is presented in [5] and the microprocessor system circumferenced by the dash-dotted line is presented in [6] . The energy estimation can also be divided into two blocks, as illustrated in Figure 2 . There are previous reports of peak detectors [9] and precision rectifiers [10] . These are used as a foundation for the rectifier design. 
A. System specification
For a typical ultrasound measurement system using the energy/amplitude as primary parameter, the specifications presented in Table I are appropriate. A basic system architecture for the analog signal processing approach is presented in Figure 1 .
The system architecture and the specifications in Table I give rise to the following design considerations.
The input signal amplitude from a typical ultrasound measurement system has a variation that depends on the measurement situation. This variation can be as large as a factor of four [11] . A realistic system input signal could be set to maximal 75 percent of the supply voltage. The power supply V DD is set according to the specification of a standard CMOS process. The system bandwidth is dimensioned to suite a piezoceramic disc with a center frequency of 4 MHz. The startup-time is a compromise between power consumption and speed. A slow startup time was set as a design target. A power consumption estimate of a traditional high speed analog to digital converter (ADC) could be used to set the specification of this system. A 10-bit, 10 MSample ADC can be estimated to consume about 20 mW [8] , and a reasonable design goal is to decrease this by a factor of two.
The equivalent input noise specification that can be seen in Table I is defined for a 2.5 V signal swing, and 10 bits of analog to digital conversion. The quantization RMS noise of an analog to digital converter is found as V n,Q = LSBADC √ 12
. 
B. Noise theory
The energy W of a time domain voltage signal v in (t) can be found if the power of this signal developed in a conductance G is integrated over time T .
When an electronic system is to be designed two different noise voltage v n1 (t) and v n2 (t) could be introduced. The first noise voltage represents the inherited signal noise which is received by the system. The second noise voltage represents the uncorrelated noise created within the system itself, but recalculated to equivalent input noise. This is also illustrated in Figure 2 . The energy expression can be found as
Assuming that the noise energy W n2 is constant over time it follows that
Thus if the noise energy could be measured for the same duration, at a later instance in time, the results could be approximated as equal. This is only valid if the integration times are long in comparison to the longest regarded noise period time. If a later noise integration could be subtracted from the energy expressed in Equation 2, only the correlated noise energy would remain. This can be expressed as
There are cases where the noise voltage v n1 (t) also can be regarded as uncorrelated from the signal. In those cases, the noise voltage v n1 (t) can be neglected in the analysis.
C. Signal theory
The input signal to this system designated v in (t) in Figure 3 , is amplified in one inverting unity-gain amplifier to produce the system signal v neg (t), and one non-inverting unity-gain amplifier to create the signal v pos (t).
Fig. 3. A DETAILED BLOCK DIAGRAM OF ENERGY ESTIMATION SYSTEM
Each of the signals v pos (t) and v neg (t) are connected with a coupling capacitor into a capacitive input of a half wave rectifier. There will be a voltage division of the two signals v pos (t) and v neg (t) depending on the size of these capacitors, and the effective input energy is reduced by a factor of
Here the C c,rect is the size of the coupling capacitor and C in,rect is the size of the input capacitance of a half-wave rectifier. The rectifier input voltages v P OS (t) and v N EG (t) in Figure 5 are biased with an overdrive V OD , to assure that the input devices will be operating with strong inversion in the channel. The input transistor drain voltage is also dimensioned to keep the rectifier input transistors in the saturation region for small input voltages. This implies that the large signal current of the rectifier input transistors will follow the large signal drain current relation
for the positive side. The relation
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Along with this current, a bias current of
is also created. The current i signal is fed to a capacitor C out on the output to perform the integration. The relation
connects time and current to voltage and capacitance. Thus the system transfer function voltage V out (t) after a time T can be found as
where a rectifier efficiency k rect is defined. To estimate the system transfer function an input signal of
can be assumed, where the attenuation α, the amplitude A and the frequency f are specified. With the use of Equation 11 and Equation 12 , an ideal output voltage can be found for different input amplitudes.
D. Design environment
The design environment that was used for this design is the Cadence environment and HIT-KIT, provided by austrianmicrosystems (AMS). The target process is a 0.35 µm standard CMOS process. For the on-chip glue logic, the Synopsis tools were used. Layout was done in Virtiouso provided by the Cadence environment.
III. CIRCUIT DESIGN

A. Implemented system details
A detailed block diagram can be seen in Figure 3 . A typical operating condition can be seen in Figure 4 . The inverting and non-inverting amplifiers create the differential input voltages v pos (t) and v neg (t) needed to get the full-wave rectification out of the two half-wave rectifiers. Section B above indicate that the effect of the integrated noise energy can be reduced if the system noise is integrated two times, and the results subtracted. This was incorporated in the system design. 
B. Details of implemented amplifier
A standard Miller compensated Operational Transconductance Amplifier (OTA) was implemented with the simulation results seen in Table II . The performance listed in Table II are all worst case conditions simulated over the recommended process corners from AMS. The OTA is used to design two unity gain voltage amplifiers, one non-inverting and one inverting amplifier. Both of these amplifiers are implemented with capacitive feedback elements. 
C. Details of implemented rectifier
The rectifier principle schematic is illustrated in Figure 5 . The current sources designated I B supplies the bias current for the input devices M N 0 and M N 1. As the signal part v pos (t) of the input voltage v P OS (t) increases, the signal current begin to increase through M N 1, according to the large signal saturation current of an NMOS transistor. This signal current will be pulled out of the branch with M P 2 and M P 4, creating the rectified half wave signal.
D. Integrator
The signal current created in M P 4 in Figure 5 is mirrored to M P 5. Besides the overdrive bias current defined in Equation 9, the M P 5 also requires a bias current. To keep either of these two bias currents from charging the capacitor on the output, an equal current is created using an identical structure as in Figure 5 . This current is pulled out of the output, and it is designated the ideal current source I DC in Figure 5 . Even if the matching between these currents are not optimal, a DC offset could be removed along with parts of the uncorrelated noise, as suggested in Section B, by a reference integration without the input signal v in (t).
The bias current of an NMOS transistor depends on both V GS and V DS . Here V DS will be determined by the output voltage v OUT (t). The drain current of an NMOS device increases with increasing V DS . As for the PMOS transistor M P 5, the drain current decreases when the v OUT (t) increases. This implies that the mismatch in drain currents of the current source and the M P 5 will depend on the output voltage v OUT (t). This mismatch will be strong if the output voltage approaches the vicinity of the supply rails. This mismatch will cause nonlinearities in the system transfer function.
To minimize the required number of external components, an internal inter-poly capacitor structure of 10 pF in typical mean conditions was used as output capacitor. It is sized to integrate many echoes, to allow mean value correction. The integrator can be seen in Figure 5 , as transistor M P 5 and the ideal current source, with the current I DC .
E. Charge injection
Charge injection is an issue that is familiar to most electronic designers. It is also a topic into which a significant effort has been spent. There are several reports of different compensation techniques [12] , [13] . In this work, the Common Mode Rejection Ratio (CMRR) is high in all the included structures. Electrically equal paths have been used for all the signals that is passed over the circuit, and this reduces the issue with charge injection to a question of matching of components and signal paths, and to preserve a high CMRR throughout the circuit.
F. Details of additional electronics
The additional electronics required to make this chip selfcontained are a voltage reference, an oscillator, some digital logic and an auto-zero compensation scheme for the amplifiers. The voltage reference is a standard resistor based reference [14] . The on-chip oscillator is implemented as a seven delay-element ring oscillator. The inverting and non-inverting amplifiers have an auto-zero phase, initially suggested by [15] , implemented with an OTA as described in [16] .
G. Layout
The layout is presented in Figure 8 with a floorplan. The size of the total ASIC is 1.7 mm by 1.3 mm.
H. Simulation results
Post-layout simulations were made to evaluate the design. A rectification of an exponentially attenuated sinusoidal input of 800 mV peak amplitude can be seen in Figure 4 . One can see that there is distortion in the rectified current. This distortion will decrease the linearity as well as the efficiency of the rectification.
To estimate the efficiency and the accuracy of the structure, the amplitude was swept between 0 V and up to 500 mV, for ten equal exponentially attenuated sinusoids, and the result was sampled at the output. The input energy was determined using Equation 1, and the result can be seen in Figure 6 . A best-fit straight line starting at origo was fitted to the curve in Figure 6 , and the difference between the output voltage and this line was divided with the maximum output signal. The results can be seen in Figure 7 , which indicate 7.2 bit linearity 1-3 September, 2005 • Faro, Portugal over the input signals up to 525 mV, thus 3.5 mV accuracy. The 500 mV only corresponds only to a fifth of the specified input signal range. It would require an ADC of 9.5 bits over 2.5 V to resolve 3.5 mV.
The main limitation on the input signal swing are the input devices M N 0 and M N 1 in Figure 5 . A larger signal swing would require a different overdrive voltage, as well as a larger bias current through I B . A larger input signal will today cause the input transistors M N 0 and M N 1 to go out of strong inversion, causing distortion in the output current waveform. A second source of non-linearity is the output voltage dependence of the bias current of the output transistor M P 5. where only about 270 mV came out which result in a k rect = 0.20. This depends on the low impedance node between the transistors M P 1 and M N 2. This should ideally have had a high impedance.
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V. DISCUSSION
This paper has presented the post-layout simulation results from a new relative ultrasound energy measurement device. This device is to be integrated in the work towards the internet connected thumb-size ultrasonic measurement system. This preliminary data indicate that energy measurements can be made, without the need of high speed conversions. The simulations were done on post-layout netlists, and they indicate that 7 bit linearity can be reached over an input swing of 500 mV. This is one bit less compared to a traditional high speed ADC system, but to less than a tenth of the power consumption.
The linearity is something that this topology struggles with, and a different rectifier principle could help things to improve. The price one has to pay for this is probably power consumption, which still is far away from the traditional system. The circuit has been sent for manufacturing in a standard 0.35 µm CMOS process. The next step is to validate the performance with measurements. 
